=> d his

(FILE 'USPAT' ENTERED AT 15:56:02 ON 14 NOV 96)

•	SET PAGE SCROLL					
L1 23	395/292/CCLS					
L2 247	395/200.15,825,826,860/CCLS					
L3 77	395/307/CCLS					
L4 280	395/497.01,497.02,478/CCLS					
L5 359	(VARIABLE (5A) LENGTH (5A) (QUEUE# OR BUFFER#)					
L6 0	S L1 AND L2 AND L3 AND L4					
L7 618	S L1 OR L2 OR L3 OR L4					
L8 5	S L5 AND L7					
L9 64	S (NEST? OR MULTILEVEL) (5A) (QUEUE# OR BUFFER#)					
L10 1	S L7 AND L9					
L11 1	S L5 AND L9					
L12 2819	S (BUS (5A) (SPEED OR THROUGHPUT))					
L13 15	S L5 AND L12					
L14 0	S L5 (P) L12					
L15 4	S L9 AND L12					
L16 2	S (PRIORIT? (5A) NON-FIFO)					
L17 971	S 395/250/CCLS					
L18 18	S L5 AND L17					
L19 3	S L9 AND L17					
L20 45	S KRICK?/XA					
L21 3	S L17 AND L20					
L22 52255 OR OPERATION#	S (CONCURRENT? OR SIMULTANEOUS?) (5A) (PROCESS?					

L23	219 S L17 AND L22
L24	21 S L12 AND L23
L25	27 S SUB-QUEUES
L26	155 S (BUFFER? OR QUEUE?) (5A) (PRIORITY (3A) LEVEL#)
L27	16 S L12 AND L26

FILE 'JPOABS' ENTERED AT 17:29:03 ON 14 NOV 96

L28	78	S	ЪЭ		
L29	21	S	L9		
L30	826	s	L12		
L31	0	s	L16		
L32	10312	S	L22		
L33	. 0	S	Ļ25		
L34	15	s	L30	AND	L32

FILE 'USPAT' ENTERED AT 17:36:08 ON 14 NOV 96

L35	75	S	(BUS AND	(SPEED	OR	THROUGHPUT))/TI
L36	990	s	395/250,	827/CCL	3	
L37	3	S	L35 AND	L36		

nu Nov 14 17:02:51 EST 1996

5,572,682 [IMAGE AVAILABLE] L18: 1 of 18 US PAT NO: Control logic for a sequential data buffer using byte TITLE: read-enable lines to define and shift the access window 5,563,920 [IMAGE AVAILABLE] L18: 2 of 18 US PAT NO: Method of processing variable size blocks of data by storing TITLE: numbers representing size of data blocks in a fifo 5,442,756 [IMAGE AVAILABLE] L18: 3 of 18 US PAT NO: Branch prediction and resolution apparatus for a superscalar TITLE: computer processor 5,412,805 [IMAGE AVAILABLE] L18: 4 of 18 US PAT NO: Apparatus and method for efficiently allocating memory to TITLE: reconstruct a data structure 5,402,361 [IMAGE AVAILABLE] L18: 5 of 18 US PAT NO: Apparatus for method for logging, storing, and redirection of TITLE: process related non-densitometric data generated by color processing equipment for use by an off site host computer 5,396,595 [IMAGE AVAILABLE] L18: 6 of 18 US PAT NO: Method and system for compression and decompression of data TITLE: L18: 7 of 18 5,313,582 [IMAGE AVAILABLE] US PAT NO: Method and apparatus for buffering data (within stations) of a TITLE: communication network US PAT NO: 5,224,212 [IMAGE AVAILABLE] L18: 8 of 18 Asynchronous operation in a database management system TITLE: (5,214,783 [IMAGE AVAILABLE] L18: 9 of 18 US PAT NO: Device for controlling the enqueuing and dequeuing operations TITLE: of messages in a memory L18: 10 of 18 5,175,819 [IMAGE AVAILABLE] US PAT NO: Cascadable parallel to serial converter using tap shift TITLE: registers and data shift registers while receiving input data from FIFO buffer L18: 11 of 18 5,079,693 [IMAGE AVAILABLE] US PAT NO: Bidirectional FIFO buffer having reread and rewrite means TITLE: (4,839,791 [IMAGE AVAILABLE] L18: 12 of 18 US PAT NO: Input/output buffer system TITLE: L18: 13 of 18 4,750,149 [IMAGE AVAILABLE] US PAT NO: Programmable FIFO buffer TITLE: 4,396,995 [IMAGE AVAILABLE] L18: 14 of 18 US PAT NO: TITLE: Adapter for interfacing between two buses 4,377,853 [IMAGE AVAILABLE] L18: 15 of 18 US PAT NO: Peripheral controller with segmented memory buffer for TITLE:

4,371,927 [IMAGE AVAILABLE] US PAT NO: TITLE: Data processing system programmable pre-read capability

interfacing 80 column card reader with host computer

US PAT NO: 4,322,792 [IMAGE AVAILABLE]

L18: 17 of 18

TITLE: Common front-end control for a peripheral controller connected

to a computer

US PAT NO: 4,313,162 [IMAGE AVAILABLE] L18: 18 of 18

TITLE: I/O Subsystem using data link processors

=> d 1-3 ti

US PAT NO: 5,179,664 [IMAGE AVAILABLE] L19: 1 of 3

TITLE: Symbol-wide elasticity buffer with a read-only section and a

read-write section

US PAT NO: 4,509,119 [IMAGE AVAILABLE] L19: 2 of 3

TITLE: Method for managing a buffer pool referenced by batch and

interactive processes

US PAT NO: 3,665,421 [IMAGE AVAILABLE] L19: 3 of 3

TITLE: INFORMATION PROCESSING SYSTEM IMPLEMENTING PROGRAM STRUCTURES

COMMON TO HIGHER LEVEL PROGRAM LANGUAGES

Page 1

US PAT NO:

5,519,345 [IMAGE AVAILABLE]

L16: 1 of 2

L16: 2 of 2

TITLE:

Reconfigurable interrupt device and method

DETDESC:

DETD(61)

In . . . urgent channel gets the next available cycle. However, the priority given in an automatic override is still lower than the **priority** of a **non-FIFO** request, such as refresh cycles.

US PAT NO:

5,510,740 [IMAGE AVAILABLE]

TITLE:

Method for synchronizing clocks upon reset

DETDESC:

DETD(61)

In . . . urgent channel gets the next available cycle. However, the priority given in an automatic override is still lower than the **priority** of a **non-FIFO** request, such as refresh cycles.

=>

Thu Nov 14 16:51:55 EST 1996 REHANA P. KRICK L13: 1 of 15 5,561,807 [IMAGE AVAILABLE] US PAT NO: Method and device of multicasting data in a communications TITLE: system 5,548,740 [IMAGE AVAILABLE] L13: 2 of 15 US PAT NO: Information processor efficiently using a plurality of storage TITLE: devices having different access speeds and a method of operation thereof L13: 3 of 15 5,548,587 [IMAGE AVAILABLE] US PAT NO: TITLE:

Asynchronous transfer mode adapter for desktop applications 5,329,579 [IMAGE AVAILABLE] L13: 4 of 15

US PAT NO: Modular adjunct processor made of identical multi-function TITLE: modules adaptable under direction of one of them to perform any of the adjunct-processor functions

5,276,899 [IMAGE AVAILABLE] L13: 5 of 15 US PAT NO: Multi processor sorting network for sorting while transmitting TITLE: concurrently presented messages by message content to deliver a highest priority message

5,006,978 [IMAGE AVAILABLE] L13: 6 of 15 US PAT NO: Relational database system having a network for transmitting TITLE: colliding packets and a plurality of processors each storing a disjoint portion of database

4,956,772 [IMAGE AVAILABLE] L13: 7 of 15 US PAT NO: Methods of selecting simultaneously transmitted messages in a TITLE: multiprocessor system

4,945,471 [IMAGE AVAILABLE] L13: 8 of 15 US PAT NO: Message transmission system for selectively transmitting one TITLE: of two colliding messages based on contents thereof

4,825,438 [IMAGE AVAILABLE] L13: 9 of 15 US PAT NO: Bus error detection employing parity verification TITLE:

4,814,979 [IMAGE AVAILABLE] L13: 10 of 15 US PAT NO: Network to transmit prioritized subtask pockets to dedicated TITLE: processors

4,734,909 [IMAGE AVAILABLE] L13: 11 of 15 US PAT NO: Versatile interconnection bus TITLE:

US PAT NO: 4,644,172 [IMAGE AVAILABLE] L13: 12 of 15 Electronic control of an automatic wafer inspection system TITLE:

4,543,630 [IMAGE AVAILABLE] L13: 13 of 15 US PAT NO: Data processing systems and methods TITLE:

4,445,171 [IMAGE AVAILABLE] L13: 14 of 15 US PAT NO: TITLE: Data processing systems and methods

US PAT NO: 4,412,285 [IMAGE AVAILABLE] L13: 15 of 15 Multiprocessor intercommunication system and method TITLE:

US PAT NO:

3,654,621 [IMAGE AVAILABLE]

L11: 1 of 1

TITLE:

INFORMATION PROCESSING SYSTEM HAVING MEANS FOR DYNAMIC MEMORY

ADDRESS PREPARATION

DETDESC:

DETD(31)

Having . . . checked associatively to see if the beginning of the new program segment to be executed is already resident in program buffer 44. Nesting and unnesting o

f PD control register 36 for procedure entry and exit and loop control operators utilize PD control stack.

DETDESC:

DETD (105)

The queue and variable-length queue instructions are used for first-in first-out contiguous structures with fixed size and variable sized elements, respectively. Access to the first. . . either structure is made using the remove mode or enter mode, respectively. Element length is a parameter for accesses into variable length queue structures in enter mode. Accesses to both types of queue structures cause faults on queue full or empty conditions.

=>

US PAT NO:

5,568,639 [IMAGE AVAILABLE]

L8: 1 of 5

TITLE:

Method and apparatus for providing an object-oriented file

structuring system on a computer

US PAT NO:

5,548,740 [IMAGE AVAILABLE]

L8: 2 of 5

TITLE:

Information processor efficiently using a plurality of storage

devices having different access speeds and a method of

operation thereof

US PAT NO:

5,524,268 [IMAGE AVAILABLE]

L8: 3 of 5

TITLE:

Flexible processor-driven control of SCSI buses utilizing tags

appended to data bytes to determine SCSI-protocol phases

US PAT NO:

4,783,730 [IMAGE AVAILABLE]

L8: 4 of 5

TITLE:

Input/output control technique utilizing multilevel memory

structure for processor and I/O communication

US PAT NO:

4,502,115 [IMAGE AVAILABLE]

TITLE:

Data processing unit of a microprogram control system for

variable length data

=>

=>

L1: 1 of 23 5,568,621 [IMAGE AVAILABLE] US PAT NO: Cached subtractive decode addressing on a computer bus TITLE: 5,568,620 [IMAGE AVAILABLE] L1: 2 of 23 US PAT NO: Method and apparatus for performing bus transactions in a TITLE: computer system L1: 3 of 23 5,561,785 [IMAGE AVAILABLE] US PAT NO: System for allocating and returning storage and collecting TITLE: garbage using subpool of available blocks L1: 4 of 23 5,546,546 [IMAGE AVAILABLE] US PAT NO: Method and apparatus for maintaining transaction ordering and TITLE: arbitrating in a bus bridge L1: 5 of 23 US PAT NO: 5,535,340 [IMAGE AVAILABLE] Method and apparatus for maintaining transaction ordering and TITLE: supporting deferred replies in a bus bridge 5,533,205 [IMAGE AVAILABLE] US PAT NO: Method and system for efficient bus allocation in a multimedia TITLE: computer system 5,506,969 [IMAGE AVAILABLE] L1: 7 of 23 US PAT NO: Method and apparatus for bus bandwidth management TITLE: 5,485,586 [IMAGE AVAILABLE] US PAT NO: Queue based arbitration using a FIFO data structure TITLE: US PAT NO: 5,481,680 [IMAGE AVAILABLE] L1: 9 of 23 Dynamically programmable bus arbiter with provisions for TITLE: historical feedback and error detection and correction US PAT NO: 5,471,632 [IMAGE AVAILABLE] L1: 10 of 23 System for transferring data between a processor and a system TITLE: bus including a device which packs, unpacks, or buffers data blocks being transferred 5,459,839 [IMAGE AVAILABLE] L1: 11 of 23 US PAT NO: TITLE: System and method for managing queue read and write pointers 5,450,564 [IMAGE AVAILABLE] L1: 12 of 23 US PAT NO: Method and apparatus for cache memory access with separate TITLE: genli fetch and store queues 5,432,920 [IMAGE AVAILABLE] L1: 13 of 23

US PAT NO:

TITLE:

Store control method with hierarchic priority scheme for computer system

5,432,918 [IMAGE AVAILABLE] US PAT NO: L1: 14 of 23 TITLE: Method and apparatus for ordering read and write operations

using conflict bits in a write queue

5,398,325 [IMAGE AVAILABLE] L1: 15 of 23 US PAT NO: Methods and apparatus for improving cache consistency using a TITLE:

single copy of a cache tag memory in multiple processor computer systems

L1: 16 of 23 5,327,570 [IMAGE AVAILABLE] US PAT NO:

hu Nov 14 15:58:45 EST 1996

TITLE:

Multiprocessor system having local write cache within each

data processor node

US PAT NO:

4,965,716 [IMAGE AVAILABLE]

L1: 17 of 23

TITLE:

Fast access priority queue for managing multiple messages at a

communications node or managing multiple programs in a

multiprogrammed data processor

US PAT NO:

(4,494,192 [IMAGE AVAILABLE]

L1: 18 of 23

TITLE:

High speed bus architecture

US PAT NO:

4,473,880 [IMAGE AVAILABLE]

L1: 19 of 23

TITLE:

Arbitration means for controlling access to a bus shared by a

number of modules

US PAT NO:

4,305,124 [IMAGE AVAILABLE]

L1: 20 of 23

TITLE:

Pipelined computer

US PAT NO:

4,208,714 [IMAGE AVAILABLE]

L1: 21 of 23

TITLE:

Apparatus for giving priority to certain data signals

US PAT NO:

3,820,079 [IMAGE AVAILABLE]

L1: 22 of 23

TITLE:

BUS ORIENTED, MODULAR, MULTIPROCESSING COMPUTER

US PAT NO:

3,761,879 [IMAGE AVAILABLE]

L1: 23 of 23

TITLE:

BUS TRANSPORT SYSTEM FOR SELECTION INFORMATION AND DATA